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Tpis thesis describes the architecture and organization of a multi-
computer corrmunication network employing crossbar switches. The network 
is implemented using the Motorola EXORset developnent system. The 
network provides a flexible corrmunication system capable of af>plication 
to a ·wide range of data transfers. In this system each computer will 
perform its local tasks, in the meantime, each computer could send or 
receive messages to and from other computers in the network. The system 
logic has been partitioned into two basic board types: '(a) corrmunication 
interface, and {b) controller. The corrununication interface provides the 
interface of computers in the network to the controller and other 
comµiters. The controller is used as a traffic signal, which supervises 
the transmission of messages between computers. 
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This thesis discusses the design of a computer network. Before 
going any further one could ask (1) What a comp.Jter network is, (2) Why 
there is a need for a computer network, and finally, (3) How one could 
build a computer network. 
In response to the first question one could say that a comp...iter 
network is sometimes referred to as a distributed computer system. A 
comp...iter network is one comp...iter built out of many; a computer network 
is designed to function not only as a collection of computers, but also 
as one machine. A computer network will ordinarily consist of identical 
nodes (ccrnputers or mini~computers), each with local memory, joined by a 
corrununication network. 
In response to the second question one could say that one comp.Jter, 
built of many is potentially more p::>werful, more reliable, and faster 
than any one of its substituent computers. A comp...iter composed of N 
identical nodes will be N times larger, and it will incorporate N times 
as much RAM as each substituent does alone. The reliability of a 
network computer might increase exponentially with its size (i.e., an N 
node computer network is completely disabled only if all N of its 
substituents are simultaneously disabled.) However, an N node computer 
network is only partially operational if some of its substituents are 
disabled. Also, given a program that might be divided into N 
simultaneously executing components, a comµ.iter built out of N identical 
2 
substituent computers might be N times faster than any of its 
sustituents (Gelernter 1983). Finally, one of the most important 
factors which make computer networks a reality is the price. The cost 
of a typical mini--computer ($1,000 -- $10,000) is low enough that a 
computer network could be considered a tool rather than a major capital 
expenditure. 
Finally in response to the last question one could say that there 
are several design alternatives for a computer network that can be 
grouped into the following categories (Thurber, Masoon 1979): 
1. Message and packet switch design: The implementation of the 
system communication structure using corrununication processors performing 
either message-- or packet--switching functions, such as ARPANET, ILLIAC 
IV, and ETHERNET. 
2. Circuit switch design: The implementation of the system 
conmunication structure using either a crossbar switch or time division 
multiplexing, such as TELENET, and srARNET. · 
3. Bus or path design: The implementation of the system 
corrununication structure using dedicated links, shared buses, or shared 
memory. 
Approach to Problem 
To design a multi~computer corrmunication network, two major areas 
must be considered: (1) Hardware and (2) software. It is necessary to 
have a correlation between the hardware and software for a successful 
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design. 
The software design of this system was done simultaneously by Mr. 
Teh--Che~ So~, as a thesis report. The objective of this thesis is to 
discuss the hardware design of the multi~computer communication network. 
This multi--cornputer corrmunication network is designed based on a 
crossbar switch as an interconnection mechanism. Motorola EXORset 
systems, which are 8~bit microprocessors, (~6809) have been used to 
implement this multi~computer communication network. 
This multi--computer corrmunication network usi~ a crossbar switch 
includes a controller, and up to four computers. Each computer will 
perform its local tasks; and in the meantime, each computer will send or 
receive messages to and from other computers in the network. The 
controller is used as a traffic signal, which supervises the 
transmission of messages between computers. However, as of March 1986, 
only the hardware for a two-computer networks has been implemented. 
Each computer can send a message to one or more computers 








is built so 
send and receive messages 
that simultaneous message 
transfers can take place. For example, the ith computer can send a 
message to the jth, and the kth computer; and in the meantime the kth 
computer could send a message to the ith and the nth computers. 
Each message contains a header, which provides the sender's 
identification number and the number of blocks the message contains. In 
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this multi-computer corrrnunication network, each message contains a 
maximLnn of 64 blocks (a block is equal to a byte). 
The controller is built using integrated circuits. The primary 
objectives of the controller are to recognize a comp.iter's request for 
transfer, and permit the transfer if it would not cause any bus 
contention (if none of the requested receivers are . busy receiving other 
message). If there could be bus contention as a result of the 
permission, then the controller saves the request until the 
receivers are not busy. In order for the controller 
requested 
to handle 
concurrent requests of transfer, a priority has been assigned to each 
computer (the computer with the lowest identification number has the 
highest priority). 
CHAPl'ER I 
HARIMARE FUNCTICNAL DESOUPTICN 
A multi-c6mputer ' conmunication system using crossbar switches can 
be divided into two modules: communication interface <i>, and the 
controller. This system is shown in Figure 1-1. In a multi-computer 
cormnunication system each comp..iter has its own communication interface. 
Each computer is connected to its corresponding cornnunication interface 
module by means of its data, control, and address buses. Each 
cornnunication interface module is connected to the controller via 
control lines and by the destination bus. The communication interfaces 
are connected to each other by way of the message, and control lines. 
The objective of the multi-comp..iter communication system is to 
allow several computers to ~ransfer information to each other. Each 
transfer of information presupposes a sending comp..iter (sender) and one 
or more receiving computers (receivers). 
Each comp..Iter can be a sender and a receiver during the same time 
interval. A comp..iter will act as a sender if after requesting the 
controller to transfer a message it receives a sending interrupt (SND 
INr), and it will act as a receiver -if it receives a receiving interrupt 
(REC INr) from the controller. 
The sender will identify the requested receivers to the controller 
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Figure 1-1. Multi-computer communication system general block diagram 
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with the sender's dest i nation vector. A destination vector is a four-
bit vector. The set bits in the destination vector identify the 
corresp:>nding requested receivers. An end to a transfer is identified 
if all the bits in the destination vector are zero. 
CCM"lUNICATICN INTERFACE 
The corrrnunication interface module will generate a request signal 
to the controller when the sender writes a destination vector to it.· The 
corrrnunication interface makes available the destination vector to the 
controller. The corrmunication interface will route 
signals from the contr oller to the appropriate computer. 
the interrupt 
Finally the 
communication interface will transfer a message from the sender to the 
corrrnunication interface of the receiver. 
CCNI'ROLLER 
The controller rrodule will capture a comp.Jter's request for 
transfer from the corresp:>nding corrmunication interface. Then the 
controller decides either to grant the request or place the request in a 
pending state. If the transfer is granted, then the controller corrrnands 
the communication interface to make available the necessary facilities · 
for transfer of information f0r that particular request. 
CCM1UNICATIOO INTERFACE Module 
Every comp.iter requires one corrrnunication interface. The 
8 
functional block diagram of a corrrnunication interface is shown in Figure 
1~2. It consists of an ADDRESS DECODER, a CCNTROL INTERFACE, a ~TA AND 
CONTROL CENTER, and DATA AND CrnTROL SVVITCHES. 
The action of a corrrnunication interface depends upon: 
1. The function commanded by the controller. 
2. The operation requested by its computer. 
If a computer is sending a message, then the function of its 
corrrnunication interface is as follows: 
1. R~ceive the destination vector from its computer and IllCike this 
information available to the controller. 
2. Every time the destination vector is written, the request signal 
to the controller will be pulsed to an active logic zero. 
3. Accept the SND INr signal from the controller, and pass the SND 
INT to its computer. 
4. Receive the message to be transferred from the sending computer 
to the receiving computers, byte by byte. 
5. Generate an active low control signal (data ready) to the 
receiver(s) for each byte of message sent. 
6. Capture the control signal(s) (data accept) from each 
receiver(s), for each byte of message received. 
If a computer is a receiver, then the function of its corrmunication 
interface is as follow: 
1. Accept the REC IN!' signal from the controller, and pass the REC 
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2. Generate the active low control signal (data accept), after the 
corcrnunication interface's computer receives each byte of the message. 
If the computer is a sender and a receiver, then the system's 
software will alternat e the computer's function. 
CCNTROLLER Module 
The controller's functional block diagram is shown in Figure 1--3. 
The controller consists of RESET AND CLOCK GENERATOR, STATE CONTROLLER, 
PERMISSICN GRANTER, POSSIBILITY CHECKER, PRIORITY DECODER, and REQUEST 
IATCHER. 
The POSSIBILITY CHECKER holds the BUSY vector, and the REC(JEST 
I.ATCHER holds the pending re9uest vector and~ request vector. 
There are two sets of critical flags in the controller. BUSY is a 
four bit flag which identifies which of the receivers are busy 
receiving. pending request identifies all those requests which have not 
been granted because one or more of the requested receivers were busy 
when the request was first recognized. 
The pseudo--code functional description of the controller 'follows: 
1. Capture each computer's request to send a message. 
2. Read the destination vector ·associated with the highest priority 
request. If the destination vector signals an end of transfer, then go 
to step 8. 
3. Verify that all requested receivers are free; if all the 
requested receivers are not free, then go to step 7. 
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4. Set · the BUSY for the requested receivers. 
5. Connect the communication interface paths IY\TA AND CONTROL 
SI/ITCHES (shown in Figure 1~2) from the sender to all the intended 
receivers for the requested transfer (for example: computer #1 to 
computer #3). 
6. Generate a SND INI' for the sender and REC INr for · all the 
requested · rece~vers, and route through the communication interfaces. 
7. If the controller does not grant the transfer, then it saves 
the request in pending re9uest (i.e., only one request from a computer 
can be pending). Then the controller performs step 2. 
8. Disconnect the paths (i.e., the paths in step 5) and reset the 
corresponding bits in BUSY for the transfer which is finished. 
9. Identify the highest priority pending request when a transfer 
is finished, and go to step 3. 
CHAPTER II 
AHPL 
The AHPL (A Hardware Programing Language) description for the 
controller is developed in this chapter. It details the pseudo code 
functional description presented in Chapter I. Some of the AHPL 
conventions used in this chapter are different from the ones which are 
presented in the book "Introduction to Switching Theory and Logical 
Design" by Fredrick J. Hill and Gerald R. Peterson. The following table 
shows the list of the conventions which are used differently compared to 
those used in the Hill and Peterson book. 
operation Hill & Peterson I This report 
I 
I 
AND /\ I * 
.I 
OR v I + 
I 
INVERT -(-) I ( ) ' 
I 
CONDITICN * I @ 
LOAD I 
I 
Note that the symbol * in Hill and Peterson is used for the conditional 
load operation. In this chapter, however, the symbol * is used for the · 
AND operation, and the symbol @ is used here for the conditional load. 
Also, since there is no symbol in Hill and Peterson to represent 
corrments; the symbol $$ is used to start a corrunent. The rest of the 





$$ PATHM[n;4] is a transparent Latch (74LS373) which is used in 
order to save each sender's destination vector. 
sender's identification number; therefore, 
receiving computers requested by sender's #2. 
S-R FLIP FI.DPS: RVnew[4]; RVpen[4]. 
The 'n' represent the 
PATHM[2;4] saves the 
$$ RVnew and RVpen are four~bit s~R flip flops (74LS279), since 
the multi~computer cornnunication system has four computers. A request 
from a computer will be saved in the respective bit of both RVnew and 
RVpen. A bit in RVnew will stay set until the controller recognizes 
the computer's request. A bit in RVpen will stay set until the time the 
controller services the request (i.e., either the request has been 
granted or the controller disconnects the .paths) , which implies the 
transfer of information has been finished. Therefore, if the controller 
does not grant permission, the bit in the RVpen will stay set. 
REGISTER 1: RVF[4]; BUSY[4]. 
$$ RVF and BUSY are quad two p:>rt D flip flops (74LS298). RVF is 
a register which saves the request . according to its priority. If a 
bit in RVF is set, then the corresponding comp..iter has a request for 
transfer (new or pending). BUSY is a register which identifies the 
comp.lters which are busy receiving. If a bit is set in the BUSY then it 
signifies the corresponding computer is busy receiving infonnation 
from a sender. 
REGISTER 2: sync. 
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$$ The above registers is used to synchronize the signals clrf, 
a, and finally data enb (d.e) with the controller clock. clrf is a 
one--bit flag; if clrf is equal to logic zero it will identify that a 
sender has finished sending a message to the receivers. Also clrf = 0 
means some of the receivers will be free. Therefore, if a request has 
been pending, because the receiver for that request was busy receiving 
information from another sender, now it can be serviced. The signal a is 
also a on~bit flag. If a is set, it indicates that at least one of 
the computers has requested for the transfer of information. The d.e is 
a four-bit flag. If a bit in data_ENB is equal to zero, it identifies 
that the corresponding computer's request is in progress. Only one of 
the bits in the d.e can be equal to zero at a time. 
FUNCTREG: PRI ENC <: 74148; rx::D <: 74139. 
$$ PRI ENC will encode the highest priority request. In the 
multi-computer corrmunication system, the highest priority is based on 
first-come--first-service; if two computers request service 
simultaneously, ·then the highest priority corresponds to the lowest ID 
number. For example, com~ter #1 has higher priority than computer #2. 
INPtrrS: REQl; REQ2; REQ3; REQ4; dest[l;4]; dest[2;4]; 
dest[3;4]; dest[4;4]. 
$$ REQn is an active low signal from the nth computer. If REQ-i 
is active, then computer "n" requests to send. dest[n;4] carries the 
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destination vector from computer "n". Each bit in the destination 
vector corresponds to a receiving computer. If a bit is set in dest[n;4] 
then the "nth" sender is requesting to send information to the 
corresponding computers. 
OUTPUTS: OE[4;4]; SI[4]; RI[4]. 
$$ OE[i;j] are the output enable lines for the crossbar switches 
(DATA AND CONTROL SWITCHES) • The i represents the sender's ID number, 
and the j represents the receiver's ID number. For example, OE[l;2] 
represents that the crossbar switches between computer #1 (sender) and 
computer #2 (receiver) are enabled. · Each line of SI[4] activates the 
send interrupt (SND INI') at each computer, resi;.>ectively. Each line of 
RI[4] activates the receive interrupt (REC INT) at each comp...iter, 
resi;.>ectively. For example SI2, and Ril sho'WS a sending interrupt to the 
computer number 2 and receiving interrupt to the computer #1. 
BUS: DESI'[4] 
$$ DEST is the shared bus between all the dest[n;4] (destination) 
BEGIN SEQUENCE 
1. 
$$ See RVF in the continuous operation section. 
2. 
$$ This wait state is necessary for the controller in order to 




$$ If there is any request for transfer of information (A=l), go 
to state 4. If there is not any requests, loop in state 1, 2, and 3 
until there is a request. 
4. RESET RVnew = data ENB' • 
- - I 
-> (CLRF' (+/(BUSY * DEST)) I (CI.RF'* (+/ (BUSY * DEST)).)) 
I (6,S,8)1 
$$ CLRF will be set if the DEST contains all zeros. If a bit on 
data ENB is zero then the corresponding bit in RVnew will be reset. A 
branch will take place based on the following conditions. 
a) If DESI' contains all zeros (identifies the end of transfer), go 
to state 6. 
b) If the result of any AND operation on BUSY and DEST is one (the 
bit set in BUSY is also set in DEST which identifies the conflict), 
then go to state 5. 
c) If DEST contains any one (request .for transfer) and the result 
of the AND operation on BUSY and DESI' contains no ones (the bit set in 




$$ See RVF in the continuous operation section. Go to state 2. 
6. PATHM[data_ENB;4] <- DEST' ; 
RESET _RVpen = data _ENB ; · 
$$ Since a message transmission is complete, the destination 
18 
vector contains all zeros. The load at data ENB into the matrix PATHM 
of zeros clears all communications (data and control) i:aths from the 




$$ See BUSY in the continuous operation section . Go to state 5. 
8. PATHM[data_ENB;4] <- DEST' ; 
RESE'T_RVpen = data ENB ; 
--> (5). 
$$ The destination vector contains some ones, which identify the 
requested receivers. The corresponding bits in PATHM will be reset, 
which will cause the proper send and receive interrupt signals. Also 
since this is the beginning of service (the request has just been 
granted), the request needs to be cleared from the controller and the 
controller needs to service the next higher priority request. 
BUSY in the continuous operation section. Go to state 5. 
END SEQUENCE 
RVF@ (1,5,{1'*5')) <- ((request+ RVF ), reco, RVF ). 
Also see 
$$ The load on RVF is based on the following conditions: 
a) If the state controller is in state 1, RVF needs to be updated 
with the new information (the new request or in the case of end of 
another transfer, the pending request). 
b) If the state controller is in state 5, then reco clears the 
19 
request which is in progress. 
c) If the state controller is neither in state 1, nor in state 5, 
then RVF will not change. 
BUSY@ (8,7,(8'*7')) <---- ((DEsr +BUSY), RI', BUSY). 
$$ The load on BUSY is based on the following conditions: 
a) If the state controller is in state 8, it is the beginning of a 
transfer; as a result there are some receivers which are going to be 
busy receiving. Therefore, the BUSY needs to be set in the 
corresponding bits. 
b) If the state controller is in state 7, then it is the end of 
transfer; as a result some of the receivers will not be receiving any 
longer. Therefore, the corresponding bits in the BUSY need to be 
cleared by RI' (RI<n> is high, if the nth computer is not receiving). 
c) If the state controller is neither in state 7, 
8, then BUSY will not change. 
RI<j> =REC INT <j> = OE[l;j] * OE[2;j] * OE[3;j] * OE[4;j]. 
$$ If the nth computer wants to send a message 
receiver then there is a low signal on line OE[n;j] which 
in a low signal on line RI<j>. 
SI<i> = SND INT <j> = OE[i;l] * OE[i;2] * OE[i;3] * OE[i;4]. 
$$ rf the ith computer want to send a message 
computer then there is a low signal on line OE[i;n] which 
ih a low signal on line SI<i>. 
nor in state 
to the jth 
will result 
to the nth 
will result 
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SET RVnew = SET RVpen = req. 
$$ Both RVnew and RVpen will get set by the low going signal on 
the req line. The duration of the active req is short compared to the 
controller clock period. 
data_ENB <- OCD ( PRI ENC (RVF) ) • 
$$ The priority encoder will always encode the next highest 
priority request. The decoder will identify the sender and save this 
information in the data ENB. Both the PRI ENC and IX:D are active low. 
DEST= dest[data_ENB;4]. 
$$ The destination vector related to the request which is in 
service will get access to the DEST bus. 
A <- +/RVF. 
CL.RF <- {+/ DEsr ) '. 
OE =PATHM. 
request = (RVnew * RVpen) + (RVpen * Cl.RF}. 
reco = data ENB * RVF. 




A multi-computer corrmunication system using crossbar switches is 
designed for four comp..lters. The communication between these comp..Iters 
is done under the supervision of a controller as shown in Figure 1-1. 
The hardware of this system can be divided into two m.:>dules: the 
corrmunication interface and the controller, described functionally in 
chapter I. This chapter will describe in more detail the operation of 
each module. How the hardware has been implemented in order to perform 
these specific operations is discussed in this chapter. 
The following notations has been used throu::Jhout this chapter: 
1. A hardware unit is represented by a boldface, underline, and 
CAPITAL word. 
2. A hardware signal is represented by a boldface word. 
3. A hardware part is represented by a underline word. 
4. A hardware part for the CatJMUNICATIOO INTERFACE module is shown 
as Xn. 
5. A hardware part for the CCNTROLLER nodule is shown as Un. 




are necessary for further expansion of the system to 




Note 2: All the figures are presented at the end of this chapter for 
easy reference. 
Cor+1UNICATICN INTERFACE Architecture 
The function of the communication interface is described in Chapter 
I, and it is illustrated in Figure 1-2. In order to easily follow the 
Cor+1UNICATIN INTERFACE architecture here-in, one should continuously 
refer to Figure 1-2 to keep the various elements in perspective. 
Figure 3-1 shows the ADDRESS DECODER; this unit decodes the 
COf'MUNICATI~ INTERFACE addresses from a computer's external address 
bus. Each C~UNICATI~ INTERFACE needs eight different addresses to be 
able to access the CCNTROL INTERFACE and U?\TA AND Cet-JTROL CENTER. The --------
eight addresses could be any pair of four consecutive external memory 
locations (for the EXORset system these locations are between the 
addresses EC00 ..... F000). 
In this multi-comp.Jter corrrnunication system, address locations ECF8 
ECFF are chosen. These address locations are selected by 
combinational logic circuitry shown in Figure 3-1. The signal Sl will 
decode the ad.dresses XXF8 - XXFF, and the signal S0 will decode the 
address ECXX. Finally, the signal SELECT' will decode the address 
locations ECF8 ECFF. 
EXORset systems have an inverted external data bus; therefore a 
transceiver (X8 74IS640) is used to convert the computer's external 
data bus to {X)Sitive logic. XS is a bidirectional transceiver which is 
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enabled by the SELECT line. The direction of XS will be decided by the 
computer's R/V-1' control line. 
Figure 3-2 shows the ~TA AND CCNTROL CENTER. This unit 
of a peripheral interface adapter (PIA#l) (XS M26821). Each 




prograrrrned to be an input, and port B is prograrrrned to be an output. 
When the comp.Jter is sending a message (sender) {X)rt B of PIA#l is in 
use. Port A of the PIA#l will be used when the computer is receiving a 
message (receiver). The internal structure, and prograrrrning of the PIA 
is discussed in Chapter IV. 
The sender will write a byte of the message into PIA#l's Data 
register B; the action of writing will generate a low going pulse (data 
ready) on the CB2 control line. Figure 3-3 illustrate the CB2 generation 
due to a write operation. The data ready signal will be routed through 
the DATA AND C~L St/ITCHES, defined in Figure 3-6, to the 
corresponding receiver's DATA AND caflROL CE2-ll'ER. In the mean time, 
these data ready signals which are routed through the ~TA AND CCNTROL 
SWITCHES are connected to the sender's ~OL INTERFACE, which are 
defined in Figure 3-4. When a receiver detects the data ready signal 
(on its PIA#l's CAl control line), it will read its PIA#l data register 
A. The action of reading this register will generate a low gqing p...ilse . 
(data accept) on the receiver's PIA#l CA2 control line. Figure 3-3 
illustrates the CA2 generation due to a read operation. This receiver's 
data accept signal is routed to the sender's can-ROL INTERFACE unit, 
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def;ined in Figure 3--4, via - the DATA AND CCNI'ROL 5\-lITCHES, which are 
shown in Figure 3--6. PIA#l will be selected with the help of 80, Sl 
signals, and A.2' address line. The addresses of PIAfl are ECFB-ECFB. 
Figure 3-4 shows the CONTROL INTERFACE. The function of this unit 
is to inform the controller when a computer is requesting to transfer a 
message to some other computer. The destination for the requested 
transfer will also be !outed through the Ccx-.rrROL INTERFACE unit to the 
CCN'I'ROLLER. Another function of the CCNTROL INTERFACE is to accept the 
interrupts (sending, SI, and receiving, RI) from the controller and 
generate an interrupt signal to the computer. The CCNI'ROL INTERFACE also 
captures the data ready signal from the sender's eoftft1UNICATICN INTERFACE 
and the data accept signals from receivers' COM'-1UNICATICN INTERFACE. 
Figure 3-4 shows the CONTROL INTERFACE. The CCNIROL INTERFACE 
contains PIA#2 (X6 .M::6821), and a four bit S'-R' flip flop (Xl2 
74IS279). The sending computer will write the destination vector to the 
data register B; the action of writing will generate a low going pulse 
(REQ) on the CB2 control line which identifies a request for transfer to 
the controller. Figure 3-3 illustrates the generation of CB2 line due to 
a write operation. The information on the destination vector (PB0--PB3) 
will be available to the controller via dest [n;4] during the time a 
request is pending or is in service. Only one send request can be active 
for a computer at a time; a comp.iter will not generate another send 
request (will not write a new destination vector in the PIA#2) until 
the last request has been serviced. Finally when the whole message has 
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been sent, the sender will inform the controller by sending a null (a 
destination vector which contains all zeros) on the destination vector. 
This null identifies the end of the transfer. Figure 3-4 illustrates 
the SI which is connected to PIA#2's CBl control line, and RI to CAl 
control line. PIA#2 is programned to detect a falling edge on either 
CBl or CAl; as a result PIA#2 will generate a low going level on the 
IRQB' or IRQ.l\' control lines respectively. The IRQA' and IRCE' are 
wired OR to generate IRQ' control line. The IRQ' will interrupt the 
comp..iter. Figure 3-5. shows the timing diagram for the PIA's interrupt 
generation. PIA#2 will be selected with the help of the 50 (Figure 
3-4), Sl lines and the A2 address line. Therefore the addresses of 
PIA#2 are ECFC -ECFF. Figure 3-4 illustrates that the data ready signal 
from the sender's DATA AND CONTROL CENTER is routed through the control 
switches, and will set the corresponding bits in the S'-R' flip flop 
which will identify the requested receivers. Once a receiver receives 
a byte of message, the data accept signa_ls from that receiver's Dil\TA 
AND CONTROL CENTER will reset the corresponding bits in the sender's S'-
~ flip flop. Therefore, when all the receivers have received a byte of 
message or when there is no message sent from the sender, then all the 
outputs of this S'-R' flip flop (Xl2) are zero. The outputs of Xl2 are 
connected to the Peripheral Interface Adapter's (PIA#2) (X6 M'.:6821) 
input lines (PA.0 - PA3), which are connected to PIA#2's internal 
register (Data register ~A). The sender will poll the information 
at the Data register ~A to see if all the receivers have received 
, .. 
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the byte of the message. The sender will not send the next byte of the 
message until all receivers have received the previous byte of the 
message. The detailed information on how to program the PIA, to perform 
· the above operation is discussed in Chapter DI. 
Figure 3-6 shows the DATA AND CONTROL ~ITCHES. This unit consists 
of six tri-state drivers (X9, Xl0, Xll, X, X ,X , 74LS244). Each tri-
state driver is enabled by a low going signal called OE[i:j], which is 
generated by the controller. The i represents the sender 
identification and the j represents the receiver identification. For 
example, the signal OE[l:2] will enable the tri-state driver between 
sender #1 and receiver #2. From among these six tri-state drivers, four 
are used for · the transfer of data from the sender to the receivers (data 
switches), and the other two tri-state drivers are used for the transfer 
of control signals (data ready and data accept ) between the 
communicating comp.iters (control switches). Since each tri-state driver 




and· since there are only two control lines for each 




The CCNTROLLER has been described functionally in Chapter I, and it . 
is illustrated in Figure 1-3. This section will describe the hardware 
implementation of the CalrROLLER. In order to easily follow the 
CONTROLLER architecture here-in, one should continuously refer to Figure 
27 
1-3 to keep the various elements in perspective. 
Figure 3-7 shows the REQJEST LATCHER; the function of this unit is 
to capture a request from a computer's control interface, and make this 
request available for the PRIORI'IY DECODER, which is define in Figure 
3-12, during the time when there is some service to be done by the 
controller. The controller service originates with a computer's request 
to send a message, and tenninates when the controller grants permission 
(beginning of transfer), or the controller recognizes the end of 
transfer. 
The REQ signals from the computers' CCNTROL INTERFACE, which are 
define in Figure 3-2, have 500 ns pulse period. The 500 ns pulse called 
REQ is shortened to a 45 ns pulse called req, this is illustrated in 
Figure 3-8. This is done because the controller could realize a request 
and service the request completely in a period of time shorter than 500 
ns. If a request is serviced in less than 500 ns, the controller will 
attempt to clear the request from its registers (RVnew and/or RVpen). 
However, Figure 3-9 illustrates that, since REQ is still active (low) a 
low signal on the reset line of the RVnew and RVpen could not clear 
these flip flops. As a result the request will be recognized twice by 
the controller. Figure 3-9 illustrates the timing diagram for the above 
situation. Realizing a request twice will cause the system to slow cbwn · 
by looking at a faulty request. A low going pulse on an req line will 
set the corresponding bit in the S'-R' flip flops called RVnew (U7 
74LS279) and RVpen (U5 74LS279), which are shown in Figure 3-7. A bit 
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set in RVnew _represents a request which has not been recognized by the 
controller. A bit set in the RVpen represents a request which has not 
been serviced by the controller. A bit from RVnew and the corresponding 
bit fran RVpen are combined to generate a signal called R.N (Figure 3-7) 
also each bit of RVpen and CLRF (CIRF is zero unless a transfer of 
information is finished), are combined to generate the signal R.P as it 
is shown in Figure 3-7. Figure 3-7 also shows the signals R.N and R.P 
are combined to generate the signal request. The signal request nJW will 
represent any new or pending request which has not been serviced. Figure 
3-10 illustrates the timing diagram for the request signal. A low signal 
on line data ENB #i represents that computer #i's request is in progress 
(data_ENB is shown in Figure 3-12, and the timing diagram related to the 
data_ENB is illustrated in Figure 3-14); therefore only one of the lines 
in data ENB could be low at a time. The data ENB lines will reset the 
RVnew flip flop in state 4, and reset the RVpen flip flop in state 8. 
The timing diagram for set and reset of RVnew or RVpen is shown in 
Figure 3-11. Chapter II provides an AHPL description of the controller 
'Which defines all the states. 
Figure 3-12 shows the PRIORITY DECODER; this unit will accept the 
request signals, synchronize these request signals with the controller's 
clock, and decode the highest priority request. The PRIORITY DECODER 
unit consists of a muxed D flip flop (Ull 74LS298) called request vector 
fliE, flop (RVF). The request signals will be saved in the 
corresponding bits in RVF (Ull 74LS298). RVF will accept a new value of 
\ 
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the request signals in state 1. RVF will only change in states 1, and 
5. RVF will accept the reco signal in state 5. The signal reco is 
generated by the AND operation of RVF and data ENB. The signal reco is 
high if both RVF and data ENB are high. This represents a request which 
has not been recognized by the controller. However, reco will be low if 
either RVF is low, 
RVF is high, 
and data ENB is high which represents no request, or 
and data ENE is low, which represents that the 
corresponding reque~t has been recognized by the controller. Therefore, 
state 5 of will actually clear RVF. The timing diagram for setting and 
resetting of the RVF is illustrated in Figure 3-13. The PRIORITY 
DECODER also contains a priority encoder (Ul4 74I.Sl48) which will encode 
the highest priority request. The Priority encoder acts on low going 
signals. Since RVF will generate active high signals, an inverter is 
used between each output of RVF, and the inputs of priority encoder. 
The output vector of the priority encoder is connected to a decoder (Ul3 
74I.Sl38) as it is shown in Figure 3-12. The decoder acts on active low 
signals, which are generated by the priority encoder (Ul4 74I.Sl48). The 
output vector of the decoder is called data enable (d.e) which is also 
active low. A low signal on any of the d.e vector bits represent the 
controller request recognition for the corresponding computer. The data 
enable vector is connected to a~ flip flop (Ul7 74I.Sl74). The~­
flip flop will synchronize the data enable signals with respect to the 
controller's clock. Ul7 also will synchronize the control signals a' 
and clrf with the controller's clock, as it is shown in Figure 3-12. 
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The synchronized data enb, a', and clrf signals are called data_ENB, A', 
and CLRF respectively. Figure 3-14 illustrate the timin:J diagram 
related to the priority decoder. As it is shown in Figure 3-14, once a 
request has been recognized by the priority encoder, it will take less 
than 38 ns to identify the highest priority request. The decoder will 
take less than 41 ns to decode the highest priority request. It is 
necessary for the sync flip flop to have stable data for at least 20 
ns, prior to the low to high transition of the clock. The input to 
output propagation delay for the ~ flip flop is less than 30 ns 
(Signetics 1982). 
· Figure 3-15 shows the POSSIBILITY CHECKER, the function of the 
possibility checker is to receive the destination related to the request 
which is being serviced. The POSSIBILITY CHECKER will check that none 
of the requested . receivers is currently busy receiving another message. 
Another function of the POSSIBILITY CHECKER is to update BUSY. A set 




POSSIBILITY CHEC~ contains two tri-state drivers (U21,U 
which are shown in Figure 3-lSa. These tri-state drivers are 
by the data ENB lines from the PRIORITY DECODER block which are 
shown in Figure 3-12. These tri-state drivers control the access of the 
destination vector (dest[n;4]). from the computers to the DEST bus. 
Figure 3-16 illustrates the timing diagram related to the IEST bus. A.s 
it is shown in Figure 3-lSa, once a destination from a computer gets 
access to the DEST bus, all the bits are t-DRed together to generate the 
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control signal clrf. The clrf signal is saved in sync flip flop (shown 
in Figure 3-12) to generate CIRF. If CLRF is equal to one, then the 
controller will realize the end of transfer for the comp..iter which had 
been sending the message (i.e. The computer's request to send a message 
has been granted, now this is the end of transfer). The POSSIBILITY 
CHECKER also contains BUSY. Figure 3-lSb shows the BUSY which is a 
muxed D flip flop (Ul8 74LS298). A bit set in BUSY indicates the 
corresponding computer is receiving a message. Therefore, if permission 
to send a message is granted, then the bits corresponding to the 
requested receivers are going to be set in BUSY. 
illustrates, BUSY will only change in states 7, and 8. 
Figure 3-lSb 
~ will get 
the information on DEST bus in state 8 (this state represents settil'¥3 of 
BlEY). A 
requested 
bit set in DEST indicates that the corresponding computer is 
(by the sending computer) to be a receiver. BUSY will get 
the information on REC INT' (RI')lines in state 7 (this state represents 
clearing of BUSY). If the REC INT for a comp.Jter is not active (low 
meaning active) then that comp..Iter is not a receiver; therefore, in 
state 7, if REC INT is active, the corresponding bit in BUSY wi ll get 
set (in this case the bit had been set already). However, if REC INT is 
not active, then the corresponding bit in BUSY will get cleared. 
Fig 3-17 slx>ws the PERMISSI~ GRANTER. This unit will save the 
destinations for each granted request. Also the permission granter will 
generate output enable signals (OE[i;j]) which enable the tri-state 
drivers between a sender and all its receiver which are located in 
32 
Figure 3-6 {DATA AND ca-:rROL St/ITCHES). Finally, this unit will 
generate the SND INT and REC INT which are sent to the corresfX)nding 
compJters. The PERMISSICJ:'.l GRANTER consists of four ~ maker (PATHM) D 
latches (U24, U25, U, U, 74LS373). Each of these PATHM latches is 
related to a specific sender, and it will latch only the destination 
vector for the corresfX)nding sender (i.e., the destination for computer 
#n is saved in PATHM #n), Figure 3-17 shows that PATHM #n will latch the 
information on DEST' in either state 6 or state 8. The Latch Enable 
{LE) signal for PATHM #n is generated by the NOR operation on signals 
data ENB ano state (6'*8'). Figure 3-18 illustrates the timing diagram 
for PATHM. The output of each PATHM is used to enable the tri-state 
drivers between the corresfX)nding computer and the corresfX)nding 
requested receivers. For example, if computer #1 is asking to send a 
message to compJter #2 and the permission has been granted, then the 
destination vector related to the computer #1 will be latched to the 
PATHM #1. Therefore OE[l:2] is active low, · which will enable the tri-
state driver between comµiter #1 and #2. The PERMISSICl-J GRANTER block 
also consists of 8 four input AND gates {U26, U27, U , U 74LS20) which 
are shown in Figure 3-17. Four of these AND gates will generate send 
interrupts {SND INT); the inputs to each of these four AND gates are the 
enable lines with cormnon sender {i.e. OE[l;l], OE[l;2], OE[l;3], and 
OE[l;4] are the inputs to the AND gate which generates SND INI'l). The 
other four AND gates will generate the receive interrupts (REC INT); the 
inputs to each of these four AND gates are the enable lines with corrmon 
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.receivers (i.e. OE[l;l], OE[2;1], OE[3;1], and OE[4;1] are the inputs 
to the AND gate which generates REC INrl). The complement of each REC 
INT is also connected to the BUSY, this is shown in Figure 3-lSb. 
Figure 3-19 shows the CLOCK GENERATOR, which consists of an 
inverter (U37 74LS14). The controller has a free running clock which is 
generated by the oscillator. The typical period for the clock is about 
150 ns. The clock for this controller must have a minimum period of 110 
ns. However, there is no upper bound for the clock period. The timing 
diagram for the clock generator is shown in Figure 3-20. 
Figure 3-21 shows the RESET GENERATOR for the controller. The 
RESET GENERATOR consists of a D master slave flip flop (U39 74I.S273) and 
a Exclusive-OR gate (U38 74I.S286). For the proper operation of the 
system, it is necessary to start the controller at a time when all of 
the data registers are reset (RVL, BUSY vector, ~request, and pending 
request), and the state controller starts in state 1. The function of 
the reset generator is to generate a synchronized master reset (M.R) 
signal for the controller. The reset line for the reset generator is an 
external line which is supplied by a push button, and is a low going 
signal. The clock for the reset generator is the system's free running 
clock. The M.R will reset the state controller; at the same time the 
M.R will reset the output of the sync flip flop (Ul7) which is shown in . 
Figure 3-12. The purpose of signal starter, is to force the state 
controller to start in state 1. Now, in order to reset the rest_ of the 
registers, each comp.Jter must send a durrmy request for an end of 
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transfer. By doing this, the controller will recognize each request for 
an end of transfer (destination vector contains only zero). By going 
through the procedure for each end of transfer, the rest of the 
registers in the controller will get reset. The timing diagram for the 
reset generator is shown in Figure 3-22. 
Figure 3-23 shows the SI'ATE CCNTROLLER. This unit controls the 
operation of the controller. The STATE CCNTROLLER is a one hot design 
based on the AHPL presented in Chapter II. The controller consists of a 
D master slave flip flop (U28 74IS273) ,. a·nd some combinational logic. 
The AHPL for the controller has 8 states; therefore the output of each 
flip flop in U28 will represent a state. M.R will reset the output of 
all the· flip flops to zero, and starter will force the state 
controller to go to state 1. The clock for the state controller is the 
system's free running clock. The timing diagram for the state controller 
is shown in Figures 3-24a, and 3-24b. For easy reference between the 
text and Figure 3-24a or 3-24b a clock assignment has been established. 
The following will describe the function of the state controller: 
T = 0 : The MR signal is active; therefore, all the states are equal to 
zero. 
T = 1: The MR signal is not active; therefore, starter is active. 
T = 2: state 1 = 1. 
T = 3: state 2 = 1. 
T = 4: state 3 = 1. 
T = 5: state 1 = 1. Therefore, there is no request yet. 
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T = 6: state 2 = 1. 
T = 7: state 3 = 1. Sometime between the last two clock period, signal 
A' has been active. 
T = 8: state 4 = 1. The controller is checking the request status . 
T = 9: State 8 = 1. Therefore, the current request is for beginning of 
a transfer. Set BUSY for the requested receiver. 
T = 10: state 5 = 1. Clear the corresponding request from RVF. 
However, A' has not been cleared; therefore, there is at least one more 
request in RVF. 
T = 11: state 2 = 1. 
T = 12: state 3 = 1. 
T = 13: state 4 = 1. check the request status. 
T = 14: state 5 = 1. Therefore, the current request could not be 
granted (conflict of requested receivers with the first request T = 9). 
As a result clear the current request fran RVF, and save the current 
request in pendi~. 
T = 15: state 2 = 1. Sometime between T = 14 , and T = 15 A' got 
cleared; therefore, no more request in RVF. 
T = 16: state 3 = 1. 
T = 17: state 1 = 1. 
T = 18: state 2 = 1. 
T = 19: state 3 = 1. Sometime between T = 18 and T = 19 A' has been 
activated; therefore, there is at least one request in RVF. 
T = 20: state 4 = 1. Check the request status, sometime between T = 
19 arrl T = 20 CLRF has 
an end of transfer. 
T = 21: state 6 = 1 . 
T = 22: state 7 = 1. 
first request transfer 
T = 23: state 5 = 1. 
T = 24: state 2 = 1. 
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been activated; therefore, the current request is 
End of transfer, clear the request from pending. 
Clear BUSY for the receivers requested by the 
T = 9 ). 
Clear the current request from RVF. 
Since the first request has been finished, the 
pending request will set a bit in the RVF. 
T = 25: state 3 = 1. 
T = 26: state 4 = 1. Check the request status. 
T = 27: state 8 = 1. The pending request has been granted. 
T = 28: state 5 = 1. Clear the current request fran RVF. 
T = 29: state 2 = 1. A' is not active; therefore, there is no request 
in RVF. 
T = 30: state 3 = 1. 
T = 31: state 1 = 1. _ 
T = 32: state 2 = 1. Sometime between T = 31 and T = 32 A' has been 
activated. Therefore, there is at .. least one request in RVF. 
T = 33: State 3 = 1. Sometime between T = 32 and T = 33 CLRF has been 
activated; therefore, this is the end of transfer. 
T = 34: state 4 = 1. Check the request status. 
T = 35: state 6 = 1 • 
. r~quest from pending. 
T = 36: state 7 = 1. 
End of second transfer ( t = 27 ), clear the 
Clear BUSY for the receivers requested by the 
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second request transfer ( T = 27 ). 
T = 37: state 5 = 1. Clear the current request from RVF. 
T = 38: state 2 = 1. Sometime between T = 37 aoo T = 38 A' has been 
cleared; therefore, there is no longer a request in RVF. 
T = 39: state 3 = 1. 
T = 40 ---->: The state controller will loop between states 1, 2 and 3 
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Figure 3-5. IRQ' generation by PIA 
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Figurp 3-lSb. Continue 
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Figure 3-18. PATHM timing diagram 





Fi-gure 3-19. CLOCK GENERATOR logic schematic 
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Figure 3-20. CLOCK GENERATOR timing diagram · 
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Figure 3-22. RESET GENERATOR timing diagram 
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Figure 3-23. STATE CONTROLLER logic schematic 
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Figure 3-24a. STATE CONTROLLER timing diagram · 
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Figure 3-24b. Continue 
CHAPTER IV 
SOF'TvlARE OVERVIEW 
The detailed information on multi-computer conmunication system's 
.software is discussed in a thesis by Mr. Teh-Cheng Song. The objective 
of this chapter is to provide a software overview for the multi-computer 
communication system. In order to understand the software behind the 
system we will need to understand the structure and operation of the 
Peripheral Interface Adapter (PIA). 
PIA is an interface integrated circuit which supports the Motorola 
6800 microprocessor family. A PIA can be used to interface an external 
device to the main processing unit (MPU). In this system the MPU treats 
the PIA as an external memory location. Any unused area of MPU's memory 
could be used to. address the PIA. for example, in this multi-computer 
corrmunication system, the memory locations EC00 to F000 are not used. 
In this system each ·computer has two PIAs (PIA#l and PIA#2). Each PIA 
needs four memory locations to be addressed properly; therefore, each 
computer needs eight different address locations. The address locations 
ECF8 - ECFB correspond to PIA#l, and the address locations ECFC - ECFF 
correspond to PIA#2. First, we will look inside of a PIA to learn more 
about the structure of the PIA. Figure 4-1 shows two logical divisions 
of the PIA: 
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MPU side 1 external device side 
DATA REGISTER A 
DATA DIRECTION REGISTER A 
CONTROL REGISTER A 
ADDRESS 
DATA RE~ISTER A 
DATA DIRECTION REGISTER A 
CONTROL REGISTER A 
Figure 4-1 PIA structure 
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1. The left side, which is connected to MPU, and the right side, 
which is connected to an external device. 
2. Port A, top half, and port B, bottom half. Each port provides 
independent prograrrmable control. 
The MPU side contains the address, data, and control lines which 
interface the address, data, and control busses of MPU respectively. 
The other side is the interface side, which consists of two 8-bit 
bidirectional data lines (PA<0-7> and PB<0-7>)which can be programed 
independently as input or output, and four control lines; two of them 
are bidirectional ( CA2 and . CB2 ), and the other two are only input 
control lines. Each port consists of three 8-bit registers: Data 
Registers ( DRA or DRB ), Data Direction Registers ( DDRA or ODRB ), and 
Control Registers ( CRA or CRB ). ORA or IRB can be programed as input 
or output registers. When a register is used for output, this register 
acts as an 8-bit latch or temporary register. The MPU write operation 
will transfer information from the MPU to the data register. When a 
register is used for input, it does not act as a latch, and the MPU read 
operation will transfer information from the input lines to the MPU. In 
the multi-comp..iter corrununication system, IRA of PIA#l and PIA#2 are 
programed to act as input and DRB of the PIA#l and PIA#2 are programed 
to act as an output. . DORA or IDRB are the registers that will define 
the direction of the DRA or DRB respectively. By programning this 
register we can specify which bits in a data register will act as input 
or output. A logic i in a particular DIR bit location will configure 
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that same location i n DR as an output and a logic 0 will configure that 
same bit location in IR as an input. Therefore II>RA of PIA#l and PIA#2 
contains all zeros, and DDRB of PIA#l and PIA#2 contains all ones. Both 
DDRA and :cRA have the same physical address. One distinguishes between 
these registers with the help of control registers (CRA or CRB). CRA 
and CRB are used to program a variety of PIA control functions. The 
control registers are also used to represent status infonnation. And 
finally, in combination with PIA's control lines they are used for 
interrupt processing and handshaking operation. In each control 
register, bits 0 through 5 are the control bits (p:>ssible to read from 
or write to) and bits 6 and 7 are the status bits (possible to read from 
only). Bits 6 and 7 indicate an active edge has accurred on the control 
lines ( CA1/CA2 or CA2/CB2 ). These two bits are usually referred to as 
status flags. In the multi-comp..iter communication system CRA and CRB are 
prograrrrned differently for each PIA. Since there are many different ways 
that a control register can be programed, resulting in the function of 
the PIA, we will look at the way CRAs and CRBs are prograrrrned for our 
purposes. 
PIA#l is prim:lrily used for the transfer of information (data and 
control) between the sender and receivers. PIA#2 is primarily used for 
the transfer of information (request, destination, and interrupt) 
between the computer and the controller. If bit 0 of CRA and CRB of 
PIA#l is set to zero, this will prevent the PIA#l from sending any 
interrupt to the computer. Bit 0 of the CRA and CRB of the PIA#2 is set 
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to one; this will enable the PIA#2 to generate an interrupt to the 
comp.Jter. An interrupt will be generated by the PIA if there exists, 
either a high to low, or a low to high transition on control line CAl or 
CBl. When bit 1 of the CRA or CRB of the PIA#2 is set to zero, then any 
high to low transition on CAl or CBl will generate an interrupt to the 
computer by the PIA. If bit 2 of the CRA or CRB is set to one, this 
will address DR, and if bit 2 is set to zero, this will address the DDR. 
Bits 3, 4, and 5 of the CRA or CRB of eoth PIAs are set to one, zero, 
and one respectively. When bit 5 is set to one, CA2 or CB2 will be 
established as an output control line. When bit 4 is set to zero, this 
will result in CA2 or CB2 always being one and cause the active 
transition to be from high to low. Finally when bit 3 is set to one, 
this will result in CA2 or CB2 getting a low going strobe. This strobe 
will take place as a result of a read or write by the comp.Jter on IRA or 
DRB. The above conditions are necessary in order to use the system's 
hardware. For 
could look at 
roc>re detailed information on programning the · PIA, 
the Motorola 8-bit microprocessor processor 
peripheral data catalog. 
one 
and 
The following paragraphs describe a software overview for the 
multi-computer corrmunication system. 
The system software can be divided into two major sections: 
1. Main program. 
2. Interrupt service routine. 




The initialization section performs the following functions: 
al) Initialize the software flags (interrupt flag, and buffer 
flags). 
a2) PIA input, output configurations. 
a3) Issue a transfer complete to clear the controller's flags 
(RVnew, RVpen, etc). 
The menu section performs the following functions: 
bl) Allow user to write a message. 
b2) Allow user to send a message. 
b3) Allow user to display a message which has been received. 
b4) Allow user to delete a message which has been received. 
The interrupt service routine is divided into four sections: 
c) Interrupt detection. 
d) "Send" service routine. 
e) "Receive" service routine. 
f) Communication between the Send and Receive service routines. 
The interrupt detection section performs the following functions: 
cl) Detect the type of interrupt (send interrupt or receive 
interrupt). 
c2) Check for interrupt error (e.g. receiving a send interrupt 
while perfonni03 a send). 
c3) If the interrupt is a send interrupt, go to send service 
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routine. 
c4) If the interrupt is a receive interrupt, go to receive 
service routine. 
An operation flag is used in order to distinguish the order in 
which interrupts are received. This operation flag is a 4-bit flag. 
3 2 1 0 
s R Si Ri 
If all the bits are equal to zero then there is no interrupt. If bit 0 
is set, this identifies a receive interrupt was first. If bit 1 is set, 
this identifies a send interrupt was first (only one of these bits could 
be set at a time). Bits 2 and 3 will define interrupt service routine. 
If S=0 and R=l the program is in the receive service routine. If S=l 
and R=0 the program is in the send service routine. Finally if S=l and 
R=l the program is alternating between the send and receive service 
routines. 
The send service routine performs the following functions: 
dl) Set the operation flag. 
d2) Establish a send message byte counter. 
d3) Enable the CPU interrupt flag (allow further interrupts). 
d4) Check for data accept signal. 
d5) Send a byte of message. 
d6) Check the operation flag. 
d7) Check the send message byte counter: 
If counter=0 send is finish, do another task. 
If counter>0 perform steps d4 through d7. 
The receive service routine performs the following functions: 
el) Set the operation flag. 
e2) Check for data ready signal. 
e3) Receive the first byte of message. 
e4) Establish a receive message byte counter. 
e5) Enable the CPU interrupt flag (allow further interrupts). 
e6) Check for data ready signal. 
e7) Receive a by of message. 
e8) Check the operation flag. 
e9) Check the receive message byte counter: 
If counter = 0 receive is finish, do another task. 
If counter > 0 perform steps e6 through e9. 
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receive interrupt is detected while sending after 
operation flag, the program alternates between the 
receive and send service routine. (e.g. receive a byte go to send 
routine and send a byte, return to receive routine etco) 
f2) If a send interrupt is detected while receiving, after 
establishing the operation flag, the program alternates between the send 
routine and receive routine. (e.g. send a byte, go to receive routine 
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and receive a byte, return to send routine etc.) 
CHAPrER v 
SYSTEM INITIALIZATIOO 
This chapter describes the initialization of the multi-computer 
communication system. The multi-computer communication system consists 
of four computers, four corrmunication interface boards, and one 
controller. Each computer has its own set of software which contains 
its own corrmunication program. Each corrmunication interface board needs 
to be placed on the computers external bus, which is located on the b3ck 
of each computer. The shared bus, defined in Figure 1-2, and Figure 1-
3, needs to be placed between the corrununication interface boards and the 
controller. The controller has its own i:ower supply. 
The following procedures need to be followed in order to operate 
the system: First we need to turn on the controller, and then turn on 
all the computers which are in the system. The controller has an 
external reset button. The purpose of the reset button is to generate a 
synchronized master reset (M.R) signal for the controller. Chapter III 
describe M.R signal. Before running the conmunication program on each 
computer, the reset button for the controller needs to be activated 
{reset the controller). 
run the communication 
corrmunication program 
initialization. The 
Now that the controller is reset, it is time to 
program on each of the comp.Jters. In each 
there is a section which deals- with the 




first portion of the initialization section is the PIA 
At the beginning of the PIA initialization p:Jrtion the 
interrupt lines to the computer will be disabled.. This will prevent the 
controller from interrupting the computers until the system is properly 
initialized. The interrupts will be disabled. until the t ime the user is 
ready to use the system. PIA initialization establi s hes the pc>rt 
directions, and mode selection. The second portio n of the 
initialization section is to reset the data reg i s t e r s in the controller. 
In this section each computer will generate a dlmmy r e quest to the 
controller, identifying an end of transfer. The reason for sending the 
durrmy request is to clear all bits in the control l er ' s BUSY vector which 
could be set as a result of turning on the controller. I n the meantime, 
the durrmy request will disconnect the any corrrnunication paths between 
the computers, which also could be connected as a result of the 
controller's turn on. Each computer must also discard any data ready and 
data received bits captured by the PIAs during initialization. Once 
the system initialization is finished, and interrupts are enabled the 
menu driven software will take over. Each time a menu is shown on the 
screen, user response causes the software to proceed. For detailed. 
information on the system software refer to Mr. Teh-Cheng Song's thesis 
(Song 1986) • 
CHAPTER VI 
HARIJiiARE VERIFICATIOO 
Once the hardware was designed and implemented, it was necessary to 
test it. The following equipment was used in order to perform the 
hardware verification: 
1. SONY/Tektronix 318 logic analyzer. 
2. Keithley 173 autoranging digital multi-meter (DMM) • 
3. Heath SP 2718 tri-power supply. 
4. HEATHKIT Digital design experimenter. 
5. Test set consisting of a compatible comp..iter bus connector. 
6. Motorola Computers with EXORset operating systems. 
7. Corrununication program for each computer. 
The following procedures were used in order to perform the system 
verification. 
1. Check the continuity of all the wiring according to the wire 
list. 
2. Supply 5 volts to each board on an external test set, and verify 
that the board does not short the power supply. 
3. Install the corrununication interface board on the test set bus 
connector which is p:>wered by a 5 volts power supply. Check the bus 
load for data, address, and control signals and make sure there is 
no connection between the corrmunication interface board and the test 
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set. 
4. While the corrununication interface board is installed on the 
test set, set the address to ECFB through ECFF and observe the selection 
of the proper PIAs. Make sure that if any address outside ECFB - ECFF 
is given to the test set, none of the PIAs will be selected. 
5. Set the proper address to access a control register in one of 
the PIAs, and set two data bits to zero and set the R/W' signal to write 
mode. Now change the R/W' signal to the read mode and read the data and 
verify it is the same as written. 
6. If there is no failure in any one of the above tests, install 
the cornnunication interface board on the computer's external bus and 
perform the test program. The test program consists of two parts. The 
first part is to verify the performance of the PIA; in this portion a 
byte is sent by a computer to itself. Then the sent and received bytes 
will be compared to verify they are the same. The second part of the 
test program is to send random information to the same computer over a 
period of time (approximately 60 minutes) and verify that the sent and 
received information are the same. One must control the tri-state 
crossbar switches externally, since the controller has not yet been 
connected to the system. 
7. Install the controller on the test board, and connect a 5 volt 
power supply to the test board. Verify the operation of the state 
controller; first clear all the requests and verify the state. controller 
loops between states 1, 2, and 3 as illustrated in Figure 3-24. The 
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state controller sequence verification is done with a logic analyzer. 
Next set the destination vector to zero and send a request from one of 
the PIA interface. Identify that the state controller goes through the 
state sequence 1, 2, 3, 4, 6, 7, 5, and 2. Do this for each PIA 
interfaces, as a result of the above procedure the BUSY vector will get 
cleared. Now send a request from one PIA interface with a durrmy 
destination, and verify that the state controller goes through the state 
sequence 1, 2, 3, 4, 8, 5, and 2. Finally send a request from another 
PIA interface, but with the same dumny destination as before, and verify 
that the state controller goes through the sequence of states 1, 2, 3, 
4, 5, and 2. 
8. Once the state controller's operation has been verified, check 
the interrupts ard OE [i;j] lines on the controller's bus and verify 
that the proper interrupts, and OE(i;j] lines are active. 
9. If the above tests have been successful, now is the time to 
connect the shared bus between the computers and the controller, and 




corrrounication system is designed for four 
comp..iters. However, it is possible to increase the number of computers 
in this system. Increasing the number of computers will requier some 
modification in design. On the other hand there is a limited number of 
computers which can be used in this system. This chapter will describe 
a way to calculate the maximLml number of comp...lters which can be allowed. 
Also, this chapter will briefly describe the necessary modifications 
needed in the design in order to handle more comp...lters. 
Chapter IV identifies that an EXORset system has a set of memory 
locations called external memory locations. Some of these external 
memory locations are used to address the corrrounication interface block, 
which is shown in Figure 1-1. The maximLml number of external locations 
for an EXORset system is 1024 (EC00 through F000). Therefore there are 
a maximum of 1024 address locations available for the corrrnunication 
interface. Figure 1-2 
contains two PIAs (PIA #1, 
illustrates that one corrrounication interface 
and PIA #2). AS it is shown in Figures 3-2 
or 3-4,each PIA requires four address locations. The maximl.lln number of 
PIAs in the system can be fotmd by the following equation: 
Max PIAs =1024 I 4 = 256 
Therefore a cormnunication interface could contain a maximum of 256 PIA. 
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Each computer needs one PIA to conmunicate to all other computers. 
Therefore, there is a maximum of 255 PIAs available for the control 
interface block. Each PIA in the control interface block could address 
a maximum of eight receivers(Figure 3-4). Therefore, the maximum number 
of computers allowed in the system is : 
Increasing 
modification in 
Max computers = 255 * 8 = 2040 
the number of computers in the 
the communication interface. The 
system requires 
address decoder, 
defined in Figure 3-1 needs to be expanded in order to address extra 
PIAs. Also, increasing the number of computers in the system will 
effect the number of crossbar switches. The number of crossbar switches 
has the following relationship with the number of computers in the 
system. 
S = C * (C-1) * 10 
Where S is the number of crossbar switches and C is the number of 
computers in the system. The factor 10 is the result of the byte 
transfer (message), and the two control lines (data ready, data accept) 
for each computer. One could see that the number of crossbar switches 
increases approximately as 10 * C * C. 
Increasing 
roodif ication to 
the number of computers in the system will also require 
the controller. Each bit of the controller's data 
registers (RVnew, 
corresponds to a 
expanded to C bits. 
RVpen, RVF, sync flip flop, PATHM, and BUSY) 
computer. Therefore each data register must be 
The number of PATHMs, define in Figure 3-17, also 
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needs to be increased to C, each with a width of at least C - 1. 
Finally, an increase in the number of computers will result in the 
increase in the rest of the combinational logic (AND, OR, etc). 
CHAPrER VI II 
CCN:WSICN AND RECCM1ENDATIONS 
This thesis presented an approach to the design of a computer 
network. The computers in the network are Motorola EXORset systems, 
which are 8-bit microprocessors (MC6809). This thesis described the 
hardware design and implementation of a multi-comp..iter corrrnunication 
network using crossbar switches as an interconnection mechanism. 
A controller is designed and implemented by integrated circuits. 
The objective of the controller is to supervise the transfer of 
information between computers. A priority has been assigned to each 
computer allowing the controller to handle simultaneous requests. 
Chapter VII discussed how this multi-comp.Jter communication network 
can be expanded. In the following paragraphs we will look at 
alternative designs for the controller. 
An alternative to building the system's controller is using a 
computer as the controller. The controller computer will have a set of 
software which will supervise corrununication between the comp..iters. The 
advantage of a computer controller design is the simplicity . of 
circuitry. However the disadvantages of this design are price and 
speed. If a Motorola EXORset system is used for the controller, the 
price of a comp..iter controller design will be in thousands of dollars 
(Motorola corp). Also since the software is used to detect, examine, 
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and generate signals, this controller is slower than the approach that 
was taken in this thesis. 
Another approach is to build the controller using FPPAL, EPROM, 
and additional combinational logic. This approach uses more 
combinational logic than the computer controller approach, but it uses 
less hardware than the design which is represented in this thesis. The 
advantage of this design over ~e design taken in this thesis is the 
simplicity of the hardware. However, The disadvantage of the design is 
the necessary facilities to program EPROM, and FPPAL. 
Finally one could use a single chip micro-computer (MC6805 or Intel 
8741) to build the controller. In order to take this approach, one must 
have the facilities to program the micro-computer. The advantages of 
using a single chip micro-computer over the design taken in this thesis, 
is the use of software for simplicity of future design modification. 
Also the hardware for this design is simpler than that taken in this 
thesis. However the disadvantages of this design is the necessary 
facilities required, and the speed of the controller. At the time this 
thesis started, there were no support facilities at the University of 
Central Florida for prograrrming a single chip micro-computer. However, 
since then, there is an Intel support facility at u.c.F. 
Certainly there are different alternatives for constructing the 
controller. But if one must choose between the four approaches 
mentioned above, the following considerations must be taken: 
a). What facilities are available in your environment? 
b). How much budget is available for the project? 
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APPENDIX A 
Pc tx:>ards description 
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PC board description 
This multi-computer corrrnunication system consists of three PC boards 
(PC U, Y, Z). PC U contains the controller, and PCs Y and z contain the 
corrrnunication interfaces. Two kinds of boards are used in this system. 
PC Y is an AUGAT b:::>ard, and PC U and Z are MUPAC boards. There is a 
difference between the way these boards are laid out. Figure A-1 shows 
the difference for these two boards. The underlined numbers correspond 
to MUPAC boards notation, and the others correspond to AU3AT board 
notation. 
The wire lists for each board identify all the connections between 
each IC. 
1 or 30 
Figure A-1. PC board description 
43 or 1 
49 or 44 






Parts list for PC board (U) 
The controller is implemented on PC board (U). The following are 
the parts identified on the PC board layout. 
74LS00 U2,3,4,6,8,9,33,34 Quad 2-input NAND gate 
74LS02 U23 Quad 2-input NOR gate 
74LS08 Ul0,19,29,32,35 Quad 2-input AND gate 
74LS14 Ul,15,17,20,30,37 Hex Schmitt-trigger INVERTERS 
74LS21 U26,27,39 Dual 4-input NAND gate 
74LS32 U31,36 Quad 2-input OR gate 



















8 to 3 PRIORITY ENCODER 
Hex D-type flip-flop w/reset 
Octal buffer (3-state) 
Dual 5-input NOR gate 
Octal D-type flip-flop w/reset 
Quad S'-R' latches 
Quad 2-input Exclusive-DR 
Quad 2-input MUX w/storage 
Octal MASTER-SLAVE D-type flip-flop 
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Parts list for PC boards (Y) and (2) 
The corrrnunication interfaces are implemented on boards (Y) and (2). 
The following are the parts list identified on the PC board layout. 
74LS08 Y2 (22) Quad 2-input AND gate 
74LS20 Yl (21) Dual 4-input AND gate 
74L.Sl4 Y4,7 (24, 7) Hex Schmitt-trigger INVERTER 
74LS32 Y3 (Z3) Quad 2-input OR gate 
74LS244 Y9,10,ll (Z9, 10, 11) Octal buffer (3-state) 
74LS279 Yl2 (212) Quad S'-R' latches 
74LS640 YB (28) Octal BUS TRANSCEIVER 
~6821 YS,6 (ZS, 6) PERIPHERAL INTERFACE ~PTER 





* * * * I SOURCE I INTEGRATED CIRCUIT I DESTINATION 
I (Col-Row) I IC Type Pin NL.ml I (Col-Row) 
!or Jn BuSIIC Num (Col-Row) I or Jn BUS 
I I 
Jl 17 I 1 (2-1) I 
I 2 (2-2) I (2-3) 
(2-2) I 3 (2-3) I 
I 4 (2-4) I (2-5) 
(2-4) I 5 (2-5) I 
I 6 (2-6) I (2-10) 
GND I 74LS14 7 (2-7) I 
I #1 8 (1-7) I (2-13) 
(1-5) I 9 (1-6) I 
10 (1-5) I (1-6) 
(1-3) 11 (1-4) I 
12 (1-3) I (1-4) 
Jl 41 13 (1-2) I 
vcc 14 (1-1) I 
I 
(2-6) l (2-10) I 
Jl 17 2 (2-11) I 
3 (2-12) I (6-40)' (6-15) 
(1-7) 74LS00 4 (2-13) I 
Jl 41 ·#2 5 (2-14) I 
6 (2-15) I (5-36)' (5-11) 
GND 7 (2-16) I 
vcc 14 (1-10) I 
I 
(35-28) 1 (2-35) I 
(20-11) 2 (2-36) I 
3 (2-37) I (6-39) 
(35-28) 74LS00 4 (2-38) I 
(20-13) #3 5 (2-39) I 
6 (2-40) I (5-37) 
Q.lD 7 (2-41) I 
vcc 14 (1-35) I 
I 
(6-41) l (6-1) I 
(6-16) 2 (6-2) I 
3 (6-3) I (12-10) 
(5-38) 74LS00 4 (6-4) I 
(5-13) #4 5 (6-5) I 
6 (6-6) I (12-13) 
GND 7 (6-7) I 
vcc 14 (5-1) I 
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controller -2 
* * * * I SOURCE I INTEGRATED CIRCUIT I DESTINATIOO I 
I (Col-Row) I IC Type Pin Num I (Col-Row) I 
lor Jn BUSI IC Num (Col-Row) I or Jn BUS I 
I I I I 
I (6-27) I 5 (6-14) I I 
I (2-12) I 6 (6-15) I I 
I I 7 (6-16) I ( 6-2) , ( 12-1 ) I 
I GND I 74L.S279 8 (6-17) I I 
I I #5 13 (5-13) I (6-5) , (12-4) I 
I (6-30) I 14 (5-12) I I 
I (2-15) I 15 (5-11) I I 
I vcc. I 16 {5-10) I I 
I {34-24) I 1 (6-25) I I 
I (20--11) I 2 {6-26) I I 
I I 3 {6-27) I (6-14) I 
I (34-24) I 74L.S00 4 {6-28) I 1 
I (20--13) l #6 5 {6-29) I I 
I I 6 (6-30) I (5--12) I 
I GND I 7 {6-31) I l 
I vcc. I 14 (5-25) I I 
I I I 
(2-37) I 5 (6-39) I I 
{2-12) I 6 (6-40) I I 
I 7 (6-41) I (6-1) I 
GND I 74L.S279 8 {6-42) I I 
I #7 13 (5-38) I (6-4) I 
(2-40) l 14 (5-37) I I 
(2-15) I 15 (5-36) I I 
vcc I 16 (5-35) I I 
I I I 
(16-16) I 1 (12-1) I I 
(19-2) I 2 {12-2) I I 
I 3 (12-3) I (12-11) I 
(5--13) I 741S00 4 (12-4) I 
(19-2) I #8 5 (12-5) I 
I 6 (12-6) I (12-14) 
QID l 7 (12-7) 1 
VCC. I 14 (11-1) I 
I I 
(6-3) I 1 (12-10) I 
(12-3) I 2 (12-11) I 
I 3 (12-12) I (43-2) 
(6-6) I 741S00 4 (12-13) I 
(12-6) I i9 5 (12-14) I 
I 6 (12-15) I (43-5) 
GND I 7 (12-16) I 
vcc. I 14 (11-10) I 
93 
controller -3 
* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATIOO 
I (Col-Row) I IC Type Pin Num (Col-Row) 
lor Jn BUS IC Num (Col-Row) or Jn Bus 
I 
I (20-2) 1 (8-18) 
I (11-26) 2 (8-19) 
I 3 (8-20) (11-27) 
I (20-5) 74LS08 4 (8-21) 
I (11-27) #10 5 (8-22) 
I 6 (8-23) (12-28) 
I GND 7 (8-24) 
I vcc 14 (7-18) 
I 
I (43-15) 1 (12-25) 
I (43-12) 2 (12-26) 
(8-20) 3 (12-27) 
(8-23) 4 (12-28) 
GND 74I.S298 8 (12-32) 
(15-27) #11 10 (11-31) 
(19-14) 11 (11-30) 
14 (11-27) (16-27) , (12-36) 
15 (11-26) (16-25) , (12-35) 
vcc 16 (11-25) 
(11-26) 1 (12-35) 
(11-27) 2 (12-36) 
74I.S260 5 (12-39) (19-4) 
GND #12 7 {12-41) 
vcc 14 {11-35) 
{15-17) 1 {16-1) 
(16-16) 2 {16-2) 
GID 3 (16-3) 
GND 4 {16-4) 
GND 74I.Sl38 5 (16-5) 
vcc #13 6 (16-6) 
GID 8 (16-8) 
14 (15-3) (20-4) , (26-5) 
15 (15-2) (20-3), (26-2) 
vcc 16 (15-1) 
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controller -4 
* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATION 
I (Col-Row) I IC Type Pin Num (Col-Row) 
lor Jn BUSIIC Num (Col-Row) or Jn BUS 
I I 
I vcc I 1 (16-10) 
vcc 2 (16-11) 
(16-28) 3 (16-12) 
(16-26) 4 (16-13) 
Gm 74LS148 5 (16-14) 
#14 7 (16-16) (16-2) 
GND 8 (16-17) 
9 (15-17) (16-1) 
vcc 16 (15-10) 
(11-26) 1 (16-25) 
2 (16-26) (16-13) , ( 43-11) 
(11-27) 3 (16-27) 
4 (16-28) (16-12), (43-14) 
QlD 74LS14 7 (16-31) 
#15 12 (15-27) (11-31) 
(34-28) 13 (15-26) 
vcc 14 (15-25) 
(29-44) 1 (20-1) 
2 (20-2) (20-10) , (23-10) 
(15-2) 3 (20-3) 
(15-3) 4 (20-4) 
5 (20-5) I (20-12), (22-11) 
GND 74LS174 8 (20-8) I 
(30-45) #16 9 (19-8) I 
12 (19-5) I (35-35) , (39-1) 
(12-39) 13 (19-4) I 
(23-40) 14 (19-3) I 
15 (19-2) I (12-2) , (12-5) 
VCC. 16 (19-1) I 
I 
(20-2) l (20-10) I 
2 (20-11) I (2-36) , (6-26) 
(20-5) 3 (20-12) I 
4 (20-13) I (2-39) , (6-29) 
GID 74I.Sl4 7 (20-16) I 
#17 10 (19-14) I (19-30), (11-30) 
(30-45) 11 (19-13) I 
12 (19-12) I (27-3) , (27-6) 
(34-25) 13 (19-11) I 
VCC, 14 (19-10) I 
I 
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contro l ler -5 
* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATION I 
I (Col-Row) I IC Type Pin Num (Col-Row) I 
or Jn BUSIIC Num (Col-Row) or Jn BUS I 
I I 
(43-40) I 1 (20-25) I 
(43-37) I 2 (20-26) I 
(23-6) I 3 (20-27) I 
(22-7) I 4 (20-28) I 
GND I 74LS298 8 {20-32) I 
(19-12) I #18 10 (19-31) I 
(19-14) I 11 (19-30) I 
l 14 (19-27) (20-39) ' ( 43-39) I 
I 15 (19-26) (20-36) ' ( 43-36) I vcc I 16 (19-25) I 
I I 
(24-12) I 1 (20-35) I 
(19-26) I 2 (20-36) I 
I 3 (20-37) (23-35) I 
(24-8) I 74LS08 4 (20-38) I I 
(19-27) I #19 5 (20-39) I I 
I 6 (20-40) I (23-36) I 
GND I 7 (20-41) I 
vcc l 14 (19-35) I 
I 
(24-12) 1 (23-1) I 
· 2 (23-2) I (26-12)' (26-25) 
(24-8) 3 (23-3) I 
4 (23-4) I (26-13) ' (26-26) 
(29-15) 74LS14 5 (23-5) I 
#20 6 (23-6) I (20-27) 
GND 7 (23-7) I 
8 (22-7) I (20-28) 
(28-16) 9 (22-6) I 
vcc 14 (22-1) I 
I 
(20-2) 1 (23-10) I 
Jlll 2 (23-11) I 
3 (23-12) I (24-12) 
Jl 9 4 (23-13) I 
5 (23-14) I (24-8) 
QID 741S244 10 (23-19) I 
Jl 45 121 15 (22-15) I 
16 (22-14) l (24-8) 
Jl49 17 (22-13) I 
18 (22-12) I (24-12) 
(20-5) 19 (22-11) I 
vcc 20 (22-10) I 
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controller -6 
* * * * I SOURCE I INTEGRATED CIRCUIT I DESTINATION 
I (Col-Row) I IC Type Pin Num I (Col--Row) 
or Jn BuS I IC Num (Col-Row) I or Jn BUS 
I I 
(20-37) I 1 (23-35) I 
(20-40) I 2 (23-36) I 
I 5 (23-39) I (39-36) ' (39-3) 
I 74LS260 6 (23-40) I (34-39) ' (19-3) 
GND I #22 7 (23-41) I 
(24-12) I 8 (22-41) I 
(24-8) I 9 (22-40) I 
vcc I 14 (22--35) I 
I I 
(19-12) I 1 (27-2) I 
(15-2) I 2 (27-3) I 
l 3 (27-4) I (25-19) 
{19-12) I 74LS02 4 (27-5) I 
(15-3) I 123 5 (27-6) I 
I 6 (27-7) I (25-32) 
GND I 7 (27-8) I 
vcc I 14 (26-2) I 
I I 
GND I 1 (26-10) I 
I 2 (26-11) I (35-1),(29-10),Jl 25 
(23-2) I 3 (26-12) I 
(23-4) I 74LS373 4 (26-13) I 
I #24 5 (26-14) I (35-2),(28-11),Jl 7 
GND I 10 (26-19) I 
(26-3) I 11 (25-19) I 
vcc. I 20 (25-10) I 
I I 
GND I 1 (26-23) I 
I 2 (26-24) I (34-3),(29-11),Jl 23 
(23-2) I 3 (26-25) I 
(23-4) I 74I.S373 4 (26-26) I 
J f 25 5 (26-27) I (34-2), (28-12),Jl 27 
GND I 10 (26-32) 
' (26-6) 11 (25-32) 1 vcc 20 (25-23) I 
I 
(26-11) 1 (29-10) I 
(26-24) 2 (29-11) I 
6 (29-15) I (23-5) ,Jl 5 
GND 74I.S21 7 (29-16) I 
#26 8 (28-16) I (22-6) ,Jl 43 
(26-27) 12 (28-12) I 
(26-14) 13 (28-11) I 




* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATION 
I (Col-Row) I IC Type Pin Num (Col-Row) 
or Jl BUS IC Num (Col-Row) or Jl BUS 
(26-11) 1 (35-1) 
(26-14) 2 (35-2) 
6 (35-6) Jl 1 
GND 74I..S21 7 (35-7) 
#27 8 (34-7) Jl 3 
(26-24) 12 (34-3) 
(26-27) 13 (34-2) 
vcc 14 (34-1) 
(29-44) 1 (35-20) 
2 (35-21) (39-21),(43-1),(43-4) 
(39-25) 3 (35-22) 
I (39-22) 4 (35-23) 
I 5 (35-24) (35-26) 
I 6 (35-25) (35-36) ' (35-39) 
I (35-24) I 7 (35-26) 
I (35-40) I 8 (35-27) 
I I 9 (35-28) (2-35),(2-38), (34-37) 
I I (34-35),(34-40) 
I GND I 74I..S273 10 (35-29) 
I (30-45) I #28 11 (34-29) 
I I 12 (34-28) (39-20) ' (15-26) 
I (42-41) I 13 (34-27) 
I (34-41) I 14 (34-26) 
I I 15 (34-25) (34-22) 
I I 16 (34-24) ( 38-25) ( ~ 2-3 --:. ) 
I (38-23) I 17 (34-23) 
I (34-25) I 18 (34-22) 
I I 19 (34-21) (42-39) 




* * * * I SOURCE INTEGRATED CIRCUIT DESTINATIOO 
I (Col-Row) IC Type Pin Num (Col-Row) 
lor Jn BUS IC Num (Col-Row) or Jn BU3 
I 
I (19-5) 1 (35-35) 
I (35-25) 2 (35-36) 
3 (35-37) (39-23) 
(39-2) 4 (35-38) 
(35-25) 5 (35-39) 
6 (35-40) (35-27) 
GND 74LS08 7 (35-41) 
#29 8 (34-41) (34-26) 
(35-28) 9 (34-40) 
(23-40) 10 (34-39) 
11 (34-38) (38-24) 
(35-28) 12 (34-37) 
(39-4) 13 (34-36) 
VCC, 14 (34-35) 
(19-5) 1 (39-1) 
2 (39-2) (35-38) 
(23-39) 3 (39-3) 
74LS14 4 (39-4) (34-36) 
#30 5 (39-5) 
6 (39-6) (39-39) 
GND 7 (39-7) 
vcc 14 (38-1) 
(34-28) l (39-20) 
(35-21) 2 (39-21) I 
3 (39-22) I (35-23) 
(35-37) 4 (39-23) I 
(28-sS) 5 (39-24) I 
6 . (39-25) I (35-22) 
QID 74LS32 7 (39-26) I 
#31 8 (38-26) I (42-40) 
(34-24) 9 (38-25) I 
(34-38} 10 (38-24) I 
11 (38-23) I (34-23) 
GND 12 (38-22) I 
(37-40) 13 (38-21) I 




* * * * I SOURCE I INTEGRATED CIRCUIT I DESTINATION 
I (Col-Row) I IC Type Pin Num I (Col-Row) 
or Jn BUS IC Num (Col-Row) I or Jn BU3 
I 
(35-28) 1 (39-35) I 
(23-39) 2 (39-36) I 
3 (39-37) I (39-38) 
(39-37) 74LS08 4 (39-38) I 
(39-6) #32 5 (39-39) I 
6 (39-40) I (38-21) 
Gill 7 (39-41) I 
vcc 14 (38-35) I 
I 
(35-21) 1 (43-1) I 
(12-12) 2 (43-2) 
3 (43-3) ( 43-10) 
(35-21) 74I.S00 4 (43-4) 
(12-15) #33 5 (43-5) 
6 (43-6) (43-13) 
GND 7 (43-7) 
vcc 14 (42-1) 
(43-3) 1 (43-10) 
(16-26) 2 (43-11) 
3 (43-12) (12-26) 
(43-6) 74LS00 4 (43-13) 
(16-28) #34 5 (43-14) 
6 ( 43-15) (12-25) 
Gill 7 (43-16) 
vcc 14 {42-10) 
(43-28) 1 (43-25) 
{24-12) 2 (43-26) 
3 (43-27) {43-35) 
(43-25 )_ 74I.S08 4 {43-28) 
(24-8) #35 5 {43-29) 
6 (43-30) (43-38) 
GND 7 {43-31) 
vcc 14 (42~25) 
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controller --10 
* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATION 
I (Col-Row) I IC Type Pin-NLUTI (Col-Row) 
lor Jn BUS IC Num (Col-Row) or Jn BUS 
I 
I ( 43--27) 1 (43--35) 
I (19--26) 2 ( 43--36) 
I 3 ( 43-37) (20--26) 
I ( 43--30) 4 ( 43--38) 
I (19-27) 5 (43-39) 
6 (43-40) (20--25) 
GJD 74LS32 7 ( 43--41) 
#36 8 (42-41) (34--27) 
(38-26) 9 ( 42--40) 
(34-21) 10 ( 42--39) 
11 ( 42--38) (19-11) 
(34-25) 12 (42-37) 
(34-24) 13 (42--36) 
vcc 14 (42-35) 
(25-47) 1 (26--43) 
2 (26-44) (26--45) 
(26-44) 3 (26-45) 
4 (26-46) (26-47) 
(26-46) 5 (26-47) 
74LS14 6 (26--48) (25-44) 
GND #37 7 (26--49) 
10 (25-47) (26--43) , (30-45) 
(25-45) 11 (25-46) 
12 (25-45) (25-46) 
(26-48) 13 (25-44) 
vcc 14 (25-43) 
(29-45) 1 (29--30) 
(29-44) 2 (29-31) 
74LS286 3 (29--32) (28-47) 
GND #38 7 (29--36) 
vcc 14 (28-30) 
HH 
controller -11 
* * * * 
I SOURCE I INTEGRA.TED CIRCUIT I DESTINATION I 
I (Col-Row) I IC Type Pin Num I (Col-Row) I 
or Jn BuslIC Num (Col-Row) I or Jn Bus I 
I I I 
reset I 1 (29-40) I I 
I 2 (29-41) I (29-43) I 
vcc I 3 (29-42) I I 
(29-41) I 4 (29-43) I I 
I 5 (29-44) I (31-47), (29-46) I 
I I (29-31) , I 
I 74LS273 I (35-20) , (20-1) I 
I #39 6 (29-45) I (29-30) I 
(29-44) I 7 (29-46) I I 
GND I 10 (29-49) I I 
(30-45) I 11 (28-49) I I 
GND I 10 (29-49) J I 
(30-45) t 11 (28-49) \ I 
{29-32) I 13 {28-47) I I 
I 14 (28-46) I (31-49) I 
vcc. I 20 (28-40) I I 
I I I 
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communication interface 2-1 
* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATION 
I (Col-Row ) IC Type Pin Num (Col-Row) 
or Jn BUS IC Num (Col-Row) or Jn BUS 
J3 39 1 ( 43-1) 
J3 T' 2 ( 43--2) 
J3 S' 4 ( 43--4) 
J3 37 5 (43-5) 
6 ( 43--6) (39--5) 
GND 74LS20 7 ( 43--7) 
#1 8 (42-7) (43-23) 
J3 M' 9 (42-6) 
J3 N' 10 ( 42-5) 
J3 35 12 (42-3) 
J3 33 13 (42-2) 
vcc 14 (42-1) 
(39-6) 1 (43-10) 
J3 38 2 (43-11) 
3 ( 43-12) (43-30)' (25-46) 
(25-17) 
(43-33) 74LS08 4 ( 43--13) 
J3 P' #2 5 (43-14) 
6 (43-15) (38-2) 
GND 7 (43-16) 
vcc 14 (42-10) 
(19-40) 1 (43-20) 
( 43-31) 2 (43-21) 
3 (43-22) (38-12) 
(42-7) 4 (43-23) 
(42-23) 5 (43-24) 
6 (43-25) (42-24) 
GND 74LS32 7 ( 43-26) 
#3 8 (42-26) (19-40) 
(38-3) 9 (42-25) 
(43-25) 10 (42-24) 
11 (42-23) (43-24) 
J3 36 12 (42-22) 
J3 R' 13 (42-21) 
vcc 14 (42-20) 
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corrrnunication interface 2-2 
* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATION 
I (Col-Row) I IC Type Pin Nurn (Col-Row) 
lor Jn BUSIIC Nurn (Col-Row) or Jn BUS 
I I 
I GID I 1 (27-1) 
I (38-33) , I 
I (34-3) I 2 (27-2) 
(38-35) , I 
(34-5) I 3 (27-3) 
(38-37), I 
(34-7) I 4 (27-4) 
(38-39), I 
(34-9) I 5 (27-5) 
(39-39), I 
(35-9) I 6 (27-6) 
(39-37), I 
(35-7) I 7 (27-7) 
(39-35) , I 
(35-5) I 8 (27-8) 
(39-33), I 
(35-3) I 9 (27-9) 
I 10 (27-10) (39-32) ,Jl 22 
I 11 (27-11) (39-34) ,Jl 24 
I 12 (27-12) (39-36) ,Jl 26 
I 13 (27-13) (39-38) ,Jl 28 
I 14 (27-14) (38-40) ,Jl 30 
I 15 (27-15) (38-38) ,Jl 32 
I ~6821 16 (27-16) (38-36) ,Jl 34 
I #5 17 (27-17) (38-34) ,Jl 36 
19 (27-19) (35-16), (34-24) 
vcc 20 (27-20) 
J3 6 21 (25-20) 
(38-7) 22 (25-19) 
J3 U' 23 (25-18) 
(43-12) 24 (25-17) 
J3 J 25 (25-16) 
(39-19) 26 (25-15) 
(39-18) 27 (25-14) 
(39-17) 28 (25-13) 
(39-16) 29 (25-12) 
(39-15) 30 (25-11) 
(39-14) 31 (25-10) 
(39-13) 32 (25-9) 
(39-12) 33 (25-8) 
J3 5 34 (25-7) 
J3 V' 35 (25-6) 
J3 40 36 (25-5) 
39 (25-2) (35-18) ,Jl 38 




corrrnunication interface 2-3 
* * * * I SOURCE I INTEGRATED CIRCUIT I DESTINATION I 
I (Col-Row) I IC Type Pin Num I (Col-Row) I 
or Jn BUSIIC Num (Col-Row) I or Jn BUS I 
I l I 
( 43-12) 1 (43-30) I I 
2 (43-31) I (43-21) f, 
J3 34 74LS14 3 (43-32) I I 
#4 4 (43-33) I (43-13) I 
GND 7 (43-36) I 1 vcc 14 (42-30) I I 
I I 
Q.1D 1 (27-30) I I 
(35-37) 2 (27-31) I I 
(34-34) 3 (27-32) I I 
10 (27-39) I Jl 49 I 
11 (27-40) I Jl 45 I 
Jl 3 18 {27-47) l I 
19 (27-48) I Jl 41 I 
I vcc 20 (27-49) I I 
I J3 6 21 (25-49) I I 
I (38-5) 22 (25-48) I I 
I (39-2) 23 (25-47) I I 
I (43-12) 24 (25-46) I I 
I J3 J 25 (25-45) I I 
I (39--19) M26821 26 (25-44) I I 
I (39-18) #6 27 (25-43) I I 
I (39--17) 28 (25-42) I I 
I (39-16) 29 (25-41) l 
I (39--15) 30 (25-40) I 
I (39--14) 31 (25-39) I 
I (39--13) 32 (25-38) I 
I (39--12) 33 (25-37) I 
I J3 5 34 (25-36) I 
I J3 V' 35 (25-35) I 
I J3 40 36 (25-34) I 
I J3 D 37 (25-33) I 
I J3 D 38 (25-32) I 
I Jl ·43 40 (25-30) I 
I I 
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comnunication interface 2-4 
* * * * I SOURCE I INTEGRATED CIRCUIT I DESTINATION 
I (Col-Row) I IC Type Pin NL.Un I (Col-Row) 
or Jn BUS IC Num (Col-Row) I or Jn BUS 
I 
J3 U' l (39-1) I 
2 (39-2) I (25-47) 
(37-4G) 3 (39-3) I 
4 (39-4) I (25-1) 
(43-6) 5 (39-5) I 
6 (39-6) I (43-10) 
G'-JD 74LS14 7 (39-7) I 
#7 8 (38-7) I (25-19) 
(19-40) 9 (38-6) I 
10 (38-5) I (25-48) 
(19-40) 11 (38-4) I 
12 (38-3) I (42-25) 
(43-15) 13 (38-2) I 
VCC. 14 (38-1) I 
l 
J3 6 l (39-11) I 
2 (39-12) I (25-8) I (25-37) 
3 (39-13) I (25-9) I (25-38) 
4 (39-14) I (25-10) I (25-39) 
5 (39-15) I (25-11) I (25-40) 
6 (39-16) I (25-12) I (25-41) 
·7 (39-17) I (25-13)' (25-42) 
8 (39-18) I (25-14)' (25-43) 
9 (39-19) I (25-15) ' (25-44) 
Q.JD 74LS640 10 (39-20) I 
J3 J' #8 11 (38-20) I 
J3 L' 12 (38-19) I 
J3 30 13 (38-18) I 
J3 32 14 (38-17) I 
J3 H' 15 (38-16) I 
J3 K' 16 (38-15) I 
J3 29 17 (38-14) I 
J3 31 18 (38-13) I 
(43-22) 19 (38-12) I 
vcc 20 (38-11) I 
I 
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corrrnunication interface 2-5 
* * * * I SOURCE I INTEGRATED CIRCUIT I DESTINATION 
I (Col-Row) I IC Type Pin Num I (Col-Row) 
lor Jn BUSIIC Nurn (Col-Row) I or Jn BUS 
I I I 
I Jl 27 I 1 (39-31) I 
I (2 7-10) I 2 (39-32) I 
I I 3 (39-33) I (27-9) 
I (27-11) I 4 (39-34) I 
I 5 (39-35) I (27-8) 
(27-12) I 6 (39-36) I 
I 7 (39-37) I (27-7) 
(27-13) I 8 (39-38) I 
I 9 (39-39) I (27-6) 
GND I 74I..S244 10 (39-40) I 
(27-14) I #9 11 (38-40) I 
I 12 (38-39) I (27-5) 
(27-15) I 13 (38-38) I 
I 14 (38-37) I (27-4) 
(27-16) I 15 (38-36) I 
I 16 (38-35) I (27-3) 
(27-17) I 17 (38-34) I 
I 18 (38-33) I (27-2) 
Jl 27 I 19 (38-32) I 
vcc. I 20 (38-31) I 
I I -Jl ~'7 I 1 (35-1) I 
Jl 2 I 2 (35-2) I 
I 3 (35-3) I (27-9) 
Jl 4 I 4 (35-4) I 
I 5 (35-5) I (27-8) 
Jl 6 I 6 (35-6) I 
I 7 (35-7) I (27-7) 
Jl 8 I 8 (35-8) I 
I 9 (35-9) I (27-6) 
QID I 74LS244 10 (35-10) I 
Jl 10 I #10 11 (34-10) I 
I 12 (34-9) I (27-5) 
Jl 12 I 13 (34-8) I 
I 14 (34-7) l (27-4) 
Jl 14 I 15 (34-6) .1 
I 16 (34-5) I (27-3) 
Jl 16 I 17 (34-4) I 
I 18 (34-3) I (27-2) 
Jl. 7 I 19 (34-2) I 










corrmunication interface 2-6 
* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATia-J 
I (Col-Row) I IC Type Pin Nurn (Col-Row) 
lor Jn BuslIC Nwu (Col-Row) or Jn Bus 
' I Jl 21 I 1 (35-15) (27-19) I 2 (35-16) 
(25-2) I 4 (35-18) 
I 7 (35-21) (34-33) 
I 9 (35-23) (34-32) ,Jl 40 
GND 74113244 10 (35-24) 
(27-19) #11 11 (34-24) 
Jl 18 13 (34-22) 
16 (34-19) (35-35) 
18 (34-17) (35-36) ' (37-46) 
Jl 23 19 (34-16) 
vcc 20 (34-15) 
(34-19) 5 (35-35) 
{34-17) 6 {35-36) 
7 {35-37) (27-31) 
QID 74I.S279 8 (35-38) 
#12 13 (34-34) (27-32) 
(35-21) 14 (34-33) 
(35-23) 15 (34-32) 
vcc 16 (34-31) 
CCMMENTS FOR CCMMUNICATION BOARD #2 
37-46 is the open collector data ready signal shown in Figure 3-4. 
A pull up resistor is connected between 37-46 and 36-46. 
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corrmLmication interface 1-1 
* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATION 
I (Col-Row) I IC Type Pin Num (Col-Row) 
Jor Jn BUSIIC Num (Col-Row) or Jn BUS 
I I 
I Jl 39 I 1 (30-30) 
I Jl 81 2 (30-29) 
I Jl 80 4 (30-27) 
I Jl 37 5 (30-26) 
I 74L.S20 6 (30-25) (25-26) 
I GND #1 7 (30-24) 
I 8 (29-24) (30-9) 
I Jl 76 9 (29-25) 
I Jl 77 10 (29-26) 
I Jl 35 12 (29-28) 
I Jl 33 13 (29-29) 
I vcc 14 (29-30) 
I 
I (25-25) 1 (30-21) 
Jl 38 2 (30-20) 
3 (30-19) (26-27) I (26-5) 
(1-15) 
(1-14) 74LS08 4 (30-18) 
Jl 78 #2 5 (30-17) 
6 (30-16) (24-29) 
CND 7 (30-15) 
vcc 14 (29-21) 
(19-40) 1 (30-12) 
(1-16) 2 (30-11) 
3 (30-10) (24-21) 
(29-24) 4 (30-9) 
(29-9) 5 (30-8) 
6 (30-7) (29-8) 
GND 74LS32 7 (30-6) 
#3 8 (29-6) (19-40) 
(24-28) 9 (29-7) 
(30-7) 10 (29-8) 
11 (29-9) (30-8) 
Jl 36 12 (29-10) 
Jl 79 13 (29-11) 




* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATION 
I (Col-Row) I IC Type Pin Num (Col-Row) 
or Jn BUS IC Num (Col-Row) or Jn BUS 
Q.JD 1 (28-43) 
(22-41), 
(22-30) 2 (28-42) 
(22-39) I 
(22-28) 3 (28-41) 
(22-37) I 
(22-26) 4 (28-40) 
(22-35) I 
(22-24) 5 (28-39) 
(23-35), 
(23-24) 6 (28-38) 
(23-37) I 
(23-26) 7 (28-37) 
(23-39) I 
(23-28) 8 (28-36) 
(23-41) I 
(23-30) 9 (28-35) 
10 (28-34) (23-42) ,J3 2 
11 (28-33) (23-40) ,J3 4 
12 (28-32) (23-38) ,J3 6 
13 (28-31) (23-36) ,J3 8 
14 (28-30) (22-34) ,J3 10 
15 (28-29) (22-36) ,J3 12 
MC6821 16 (28-28) (22-38) ,J3 14 
#5 17 (28-27) (22-40) ,J3 16 
19 (28-25) (23-20) I (22-12) 
vcc 20 (28-24) 
Jl 6 21 (26-24) 
(24-24) 22 (26-25) 
Jl 82 23 (26-26) 
(30-19) 24 (26-27) 
Jl 51 25 (26-28) 
(25-14) 26 (26--29) 
(25-15) 27 (26-30) 
(25-16) 28 (26-31) 
(25-17) 29 (26-32) 
(25-18) 30 (26-33) 
(25-19) 31 (26-34) 
(25-20) 32 (26-35) 
(25-21) 33 (26-36) 
Jl 5 34 (26-37) 
Jl 83 35 (26-38) 
Jl 40 36 {26-39) 
39 (26-42) (23-18) ,J3 18 
(25-27) 40 (26-43) 
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communication interface 1-3 
* * * * I SOURCE I INTEGRATED CIRCUIT DE.sTINATICT-J 
I (Col-Row) IC Type Pin Num (Col-Row) 
!or Jn BUS IC Num (Col-Row) or Jn BUS 
I 
I 1 (1-13) 
I 2 (1-14) 
74LS14 3 (1-15) 
#4 4 (1-16) 
GND 7 (1-19) 
vcc. 14 (2-13) 
GND 1 (28-21) 
(21-3) 2 (28-20) 
(20-6) 3 (28-19) 
I 10 (28-12) J3 11 
I 11 (28-11) J3 \.• J 
J3 1 I 18 (28-4) 
I 19 (28-3) J3 17 
vcc I 20 (28-2) 
Jl 6 I 21 (26-2) I 
(24-26) I 22 (26-3) I 
(25-29) I 23 (26-4) I 
(30-19) I 24 (26-5) I 
Jl 51 I 25 (26-6) I 
(25-14) I M::6821 26 (26-7) I 
(25-15) I #6 27 (26-8) I 
(25-16) I 28 (26-9) I 
(25-17) I 29 (26-10) I 
(25-18) I 30 (26-11) I 
(25-19) I 31 (26-12) I 
(25-20) I 32 (26-13) I 
(25-21) I 33 (26-14) I 
Jl 5 I 34 (26-15) I 
Jl 83 I 35 (26-16) I 
Jl 40 I 36 (26-17) I 
Jl 47 I 37 (26-18) I 
Jl 47 I 38 (26-19) I 
J3 5 I 40 (26-21) I 
I I 
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cornnunication interface 1-4 
* * * * I SOURCE I INTEGRATED CIRCUIT I DESTINATION 
I {Col-Row) I IC Type Pin Num I (Col-Row) 
or Jn BUS IC Num (Col-Row) I Or Jn BUS 
I 
Jl 82 1 (25-30) I 
2 (25-29) I (26-4) 
(25-36) 3 (25-28) I 
4 (25-27) I (26-43) 
(30-25) 5 (25-26) I 
6 (25-25) I (30-21) 
Q.JD 74LS14 7 (25-24) I 
#7 8 (24-24) I (26-25) 
(19-40) 9 (24-25) I 
10 {24-26) I (26-3) 
(19-40) 11 (24-27) I 
12 (24-28) I (29-7) 
{30-16) 13 (24-29) I 
vcc 14 (24-30) I 
I 
Jl 6 l (25-22) I 
2 {25-21) I (26-36) , (26-14) 
3 (25-20) I (26-35), (26-13) 
4 (25-19) I ( 26-34 ) , ( 26-12) 
5 (25-18) I (26-33), (26-11) 
6 (25-17) I (26-32),(26-10) 
7 (25-16) I (26-31),(26-9) 
8 (25-15) I (26-30),(26-8) 
9 (25-14) I (26-29) , (26-7) 
mo 74LS640 10 (25-13) I 
Jl 73 #8 11 (24-13) I 
Jl 75 12 (24-14) I 
Jl 30 13 (24-15) I 
Jl 32 14 (24-16) I 
Jl 72 15 (24-17) I 
Jl 74 16 (24-18) I 
Jl 29 17 (24-1.9) I 
Jl 31 18 (24-20) 1 
(30-10) 19 (24-21) I 
vcc 20 (24-22) I 
I 
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corrmunication interface 1-5 
* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATICN 
I (Col-Row) I IC Type Pin Num (Col-Row) 
lor Jn BUS!IC Num (Col-Row) or Jn BUS 
I 
I J3 25 1 (23-43) 
I (28-34) 2 (23-42) 
I 3 (23-41) (28-35) 
I (28-33) 4 (23-40) 
I 5 (23-39) (28-36) 
I (28-32) 6 (23-38) 
I 7 (23-37) (28-37) 
I (28-31) 8 (23-36) 
9 (23-35) (28-38) 
GND 74LS244 10 (23-34) 
(28-30) #9 11 (22-34) 
12 (22-35) (28-39) 
{28-29) 13 (22-36) 
14 (22-37) {28-40) 
{28-28) 15 {22-38) 
16 {22-39) {28-41) 
{28-27) 17 (22-40) 
18 {22-41) {28-42) 
J3 25 19 (22-42) 
vcc. 20 (22-43) 
J3 21 1 (23-32) 
J3 22 2 (23-31) 
3 {23-30) {28-35) 
J3 24 4 {23-29) 
5 {23-28) {28-36) 
J3 26 6 {23-27) 
7 (23-26) (28-37) 
J3 28 8 (23-25) 
9 (23-24) {28-38) 
Q.ID 74LS244 10 (23-23) 
J3 30 #10 11 {22-23) 
12 {22-24) (28-39) 
J3 32 13 (22-25) 
14 {22-26) {28-40) 
J3 34 15 {22-27) 
16 {22-28) {28-41) 
J3 36 17 {22-29) 
18 {22-30) {28-42) 
J3 21 19 {22-31) 
vcc 20 {22-32) 
113 
corrmunication interface 1-6 
* * * * I SOURCE I INTEGRATED CIRCUIT DESTINATION 
I (Col-Row) I IC Type Pin Num (Col-Row) 
lor Jn Bus!IC Num (Col-Row) or Jn Bus 
J3 25 1 (23-21) 
(28-25) 2 (23-20) 
(26-42) 4 (23-18) 
7 (23-15) (20-7) 
9 (23-13) (20-8) ,J3 20 
GND 74I.S244 10 (23-12) 
(28-25) #11 11 (22-12) 
J3 38 13 (23-14) 
16 (22-17) (21-5) 
18 (22-19) (21-4), (25-37) 
J3-7) 19 (22-20) 
VCC, 20 (22-21) 
(22-17) 5 (21-5) 
(22-19) 6 (21-4) 
7 (21-3) (28-20) 
QID 74LS279 8 (21-2) 
il2 13 (20-6) (28-19) 
(23-15) 14 (20-7) 
(23-13) 15 (20-8) 
vcc 16 (20-9) 
CTM1ENTS 00 Ca-1MUNICATION BOARD #1 
25-38 is the open collector data ready signal shown in Figure 3-4 










Controller's free running clock. 
of about 150 ns. 
This signal has a period 
It is a 1.0 MHZ control signal from CPU. 
clock for PIA.s. 
E is used as a 
read/write' control signal from CPU. This signal is used 
to select the operation of the PIAs and the transceivers in 
the corranunication interface. 
A signal which is generated in corrmunication interface. 
This signal will decode the address locations ECXX. 
A signal which is generated in conmunication 
This signal will decode the address locations 
interface. 
XXFB-XXFF. 
A signal which is generated in corrmunication interface. 
This signal will decode the address locations ECFF-ECFF. 
data ready An active 
PIA#l, as 
low control signal. This signal is generated by 
a result of a write operation by the computer. 
data accept An active low control signal. This signal is generated by 






An active low control signal from the corrmunication 
interface to the controller. This signal is generated by 
PIA#2 as a result of writing a destination vector. This 
signal has a minimLnn period of 500 ns. 
This signal correS'pondes to REQ signal, but the period for 
this signal is 45 ns. 
Synonym for SND INT. 
An active low control signal from the controller to the 
computer. This signal will cause a computer to start its 
procedure for sending a message. 
Synonym for REC INT. 
REC INT 





An active low control signal from the controller to a 
computer. This signal will cause the comp..iter to start its 
procedure for receiving a message. 
An active low control signal from the controller to 
computer's comnunication interface. This signal 
activate the data and control paths between computer i 
computer j. 




An active low 
progress. 
signal which identifies the request in 
An active low signal which identifies the computer's request 
for transfer. 





A four-bit shared bus for the destination vector from the 
computers. 
An active low signal which will reset the state controller. 
An active high signal which will cause the state controller 
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